We consider the distributed realizability problem for systems with regular and deterministic contextfree local specifications. We characterize exactly the architectures for which the realizability problem is decidable. This extends known results on local specifications in two directions. First, architectures with cycles are allowed instead of just acyclic ones and second, deterministic contextfree specifications are considered.
constitute computationally simpler cases [15] , languages with greater expressiveness provide more realistic scenarios where stronger system properties can be addressed [19] .
In our work, we consider a setting where the systems are distributed and the specifications may be regular or contextfree. The communication structure of a distributed system is called architecture and is formalized as a directed graph, defining the communication channels between the processes. Pnueli and Rosner [16] showed that the realizability problem is undecidable in general for distributed systems and specifications written in linear temporal logic LTL. Moreover, for the special case of systems with pipeline architectures, the problem has been demonstrated to be decidable. This decidability result has been extended to some more general architectures and to branching time specifications by Kupferman and Vardi [10, 11] . Eventually, a full characterization of all architectures that have a decidable realizability problem has been provided in [5] : It has been shown that the problem is undecidable if, and only if, the architecture contains at least two incomparably informed processes. This is true for LTL as well as CTL specifications.
In [12] , a refined concept of specifications has been considered where any process has an individual local regular specification that defines the correct behaviors of just this process instead of the whole system. It was shown that there exist architectures which do contain two incomparably informed processes but still have a decidable realizability problem for local regular specifications. The main result of [12] was also a complete characterization of the decidable architectures for regular specifications, but restricted to the class of acyclic architectures. Our main result is an extension of this characterization to architectures which may contain cycles and to contextfree specifications. Sections 2 and 3 provide some basic preliminaries and definitions, in Sect. 4 we briefly discuss the case of global deterministic contextfree specifications. In Sect. 5 we prove decidability and undecidability results for some special classes of architectures, followed by a complete characterization of the decidable architectures in Sect. 6. The exposition is closely based on a chapter from [7] .
Preliminaries
The set of non-negative integers is denoted by N. We denote the set of the first n elements of N by [n] = {0, . . . , n − 1}. For any set X , the power set of X is denoted by P(X ) and the cardinally of X is denoted by |X |.
For an alphabet Σ, the set of finite words is denoted by Σ * . The length of a word w ∈ Σ * is denoted by |w|, and denotes the empty word, i.e., the word of length | | = 0. We denote the set of words of length at most n by Σ ≤n , for n ∈ N, and for the set of nonempty words Σ * \ { } we also write Σ + . The set of infinite words, also called ω-words, is denoted by Σ ω .
For a word w ∈ Σ * ∪ Σ ω and n ∈ N we write w(n) for the nth letter of w where the first letter of w is w(0). If w is finite, we denote its last letter by last(w). The prefix of length n of a word w ∈ Σ * ∪ Σ ω is denoted by pref n (w), i.e., pref 0 (w) = and pref n (w) = w(0) · · · w(n − 1), for 0 < n ≤ |w|. For two words w ∈ Σ * and w ∈ Σ * ∪ Σ ω , we write w w if w is a prefix of w , and w < w if w is a strict prefix of w , i.e., if in addition w =w holds. For a word w ∈ Σ * the reverse of w is denoted by rev(w), i.e., rev( ) = and rev(ua) = a · rev(u), for u ∈ Σ * and a ∈ Σ.
A language over an alphabet Σ is a subset of Σ * or a subset of Σ ω . If it is not clear from the context whether a language contains finite or infinite words, we will also refer to languages containing finite word as * -languages and to those containing infinite words as ω-languages. For a word w ∈ Σ ω , define the infinity set of w by Inf(w) = {a ∈ Σ | w(n) = a for infinitely many n ∈ N}.
Let Σ 0 , . . . , Σ n−1 be alphabets. For a cartesian product Σ = i∈ [n] Σ i = Σ 0 × · · · × Σ n−1 , let dim(Σ) = n. For the cartesian product Σ = i∈ [n] Σ i and a set X ⊆ [n] of indices, let the cartesian product restricted to alphabets with an index from X be denoted by Σ X = i∈X Σ i (here, an ascending order of indices is assumed).
The projection operator Pr X : Σ → Σ X is defined by Pr X (a) = (a i ) i∈X , for a = (a 0 , . . . , a n−1 ) ∈ Σ. If X = {i} is a singleton set we will also write Pr i instead of Pr {i} . Moreover, we will also write Pr Σ X instead of Pr X if we do not refer to an explicit ordering of the components of Σ. We extend this definition in a natural way to words and languages. For a word w ∈ Σ * ∪ Σ ω , define Pr X (w) = Pr X (w(0))Pr X (w(1)) · · · , and for a language L ⊆ Σ * or L ⊆ Σ ω , define Pr X (L) = {Pr X (w) | w ∈ L}. Moreover, for two ω-words w ∈ Σ ω and w ∈ (Σ ) ω over alphabets Σ and Σ , by w w ∈ (Σ × Σ ) ω we denote the
ω-word with (w w )(i) = w(i) w (i)
, for all i ∈ N.
For any functions f : A → B and g : B → C the composition f • g : A → C is defined by ( f • g)(a) = g( f (a)), for a ∈ A. Moreover, for a subset A ⊆ A, we denote f (A ) = { f (a) | a ∈ A }.
Finite automata
A (nondeterministic) parity automaton (parity-NFA) A = (Q, Σ, Q in , Δ, col) consists of a finite set of states Q with the set of initial states Q in ⊆ Q, an input alphabet Σ, a transition relation Δ ⊆ Q × Σ × Q and a coloring function col : Q → [n], which assigns to every state in Q a priority from [n], for some n ∈ N.
A parity-NFA A is deterministic (parity-DFA) if |Q in | = 1 and |{q ∈ Q | (q, a, q ) ∈ Δ}| ≤ 1, for all q ∈ Q and all a ∈ Σ. In this case, we use a (partial) function δ : Q ×Σ → Q to denote the transition relation Δ and write q in to denote the set Q in = {q in }.
A run ρ of a parity automaton A on a word w ∈ Σ ω is an infinite sequence of states ρ = ρ(0)ρ(1) · · · such that ρ(0) ∈ Q in , and for every i ∈ N, we have (ρ(i), w(i), ρ(i + 1)) ∈ Δ. If A is deterministic then there is a unique run on every word. We extend the function col to sequences of states by defining col(ρ) = col(ρ(0))col(ρ(1)) . . ..
A run ρ is accepting if min{Inf(col(ρ))} is even. A word w is accepted by A if there is an accepting run of A on w. The language recognized by A is L(A) = {w ∈ Σ ω | w is accepted byA}.
A language L ⊆ Σ ω is called ω-regular if there exists a parity-NFA A such that L = L(A). The class of all ω-regular languages is denoted by REG ω .
Pushdown automata
A (nondeterministic) pushdown machine (PDM) M = (Q, Σ, Γ, Δ, q in ) consists of a finite set of states Q with the initial state q in ∈ Q, an input alphabet Σ, a stack alphabet Γ with the initial stack symbol ⊥ / ∈ Γ , and a transition relation Δ ⊆ Q × ⊥ × × Q × ≤2 ⊥ , where by ⊥ we denote the set Γ ∪ {⊥} and by the set Σ ∪ { }. Moreover, the transition relation Δ satisfies the following requirement. For every transition δ = (q, A, a, p, α) ∈ Δ, if A = ⊥ then α = γ ⊥ with γ ∈ Γ ≤1 , otherwise α ∈ Γ ≤2 , i.e., the initial stack symbol ⊥ can neither be written nor deleted from the stack. A transition δ = (q, A, a, p, α) ∈ Δ is called a push-transition if |α| = 2, it is called a skip-transition if |α| = 1, and δ is a pop-transition if α = . Furthermore, δ is an -transition if a = and it is called non--transition otherwise. A PDM M is deterministic if the transition relation Δ satisfies {(q , α) | (q, A, a, q , α) ∈ Δ} + {(q , α) | (q, A, , q , α) ∈ Δ} ≤ 1 for all q ∈ Q, all a ∈ Σ, and all A ∈ ⊥ . In this case we use a (partial) function δ : Q × ⊥ × → Q × ≤2 ⊥ to denote the transition relation Δ. A PDM is called one-counter if |Γ | = 1. A stack content is a word from Γ * ⊥ where we assume the leftmost symbol to be the top of the stack. A configuration is a pair (q, γ ) consisting of a state q ∈ Q and a stack content γ ∈ Γ * ⊥. We define the stack height of a configuration (q, γ ) by sh(q, γ ) = |γ | − 1. Moreover, we write ( A run ρ of a PDM M on a word w ∈ Σ ω is defined as an infinite sequence of configurations ρ = (q 0 , γ 0 )(q 1 , γ 1 ) · · · such that (q 0 , γ 0 ) = (q in , ⊥), and for every i ∈ N, there exists
) and a 0 a 1 · · · = w. A parity pushdown automaton (parity-PDA) P = (Q, Σ, Γ, Δ, q in , col) consists of a PDM M P = (Q, Σ, Γ, Δ, q in ) and a coloring function col : Q → [n], for some n ∈ N. We extend the function col to configurations by defining col(q, γ ) = col(q) for every state q ∈ Q and every stack content γ ∈ Γ * ⊥, i.e., the priority of a configuration depends only on the state and not on the stack content of the configuration. A parity-PDA P is deterministic (parity-DPDA) if the corresponding PDM M P is deterministic.
A run ρ of P on a word w ∈ Σ ω is a run of M P on w. A run ρ is accepting if min{Inf(col(ρ))} is even. A word w is accepted by P if there is an accepting run of P on w. The language recognized by P is L(P) = {w ∈ Σ ω | w is accepted byP}.
A language L ⊆ Σ ω is called (nondeterministic) ω-contextfree if there exists a parity-PDA P such that L = L(P), and it is called deterministic ω-contextfree if there exists a parity-DPDA P such that L = L(P). We denote the class of all ω-contextfree languages by CFL ω , and the class of all deterministic ω-contextfree languages by DCFL ω . For these classes the proper inclusion holds, REG ω DCFL ω CFL ω (cf. [3] ).
A parity-PDA P is deterministic one-counter (parity-D1CA) if the corresponding PDM M P is deterministic and one-counter. We denote the class of all deterministic ω-one-counter languages by D1CL ω . Clearly, the following proper inclusion holds, REG ω D1CL ω DCFL ω .
Trees and tree automata
For a set X , an X -tree is a prefix closed set T ⊆ X * , i.e., for w ∈ X * and x ∈ X if wx ∈ T then also w ∈ T . The elements of T are called nodes and the node is called root of T . For a node wx ∈ T with w ∈ X * and x ∈ X, wx is called child or successor of w, and w is the parent or predecessor of wx. If T = X * then it is called full infinite X -tree.
For an alphabet Σ, a Σ-labeled X -tree is a pair (T, t) where T is an X -tree and t : T → Σ is a function assigning to each node from T a symbol from Σ. We call a labeled tree (T, t) full if T is full. By X Σ we denote the set of all full infinite Σ-labeled X -trees. To simplify our notation we will sometimes write t instead of (X * , t) for a tree in X Σ .
For a tree t ∈ X Σ and a set Y we define the Y -widening of t as a
For a finite set S, we denote the set of all positive Boolean formulas over propositional variables from S (where the formulas true and false are also allowed) by B + (S). For Boolean formulas we assume, that ∧ has precedence over ∨. Notice that with this definition, every formula from B + (S) is in disjunctive normal form (DNF). We denote such formulas φ in DNF also as sets φ = {ψ 1 , . . . , ψ k } of conjuncts where we denote the conjuncts ψ i also as sets ψ i ⊆ S of propositional variables. A set S ⊆ S satisfies a formula φ ∈ B + (S) if and only if φ is true when assigned true to all elements in S and false to all elements in S \ S .
To be able to navigate through a tree we define the following sets of directions. For a finite set X , let Dir = {↓ x | x ∈ X } and Dir = Dir ∪ { }. For all w ∈ X * and x ∈ X , we define w· = w and w·↓ x = wx.
Let X be a finite set. An alternating parity tree automaton (parity-ATA) A = (Q, Σ, δ, q in , col) consists of a finite set of states Q with the initial state q in , a labeling alphabet Σ, a coloring function col : Q → [n], for some n ∈ N, and a transition function δ :
A run of A on a full infinite Σ-labeled X -tree t ∈ X Σ is a not necessarily full (Q × X * )-labeled N-tree (T, ρ) such that the following conditions hold.
∈ T and ρ( )
A run (T, ρ) is accepting if all its paths satisfy the parity condition col, i.e., for each path π through T (starting in ) min{Inf(col(ρ(π)))} is even, where ρ(π) is the infinite sequence of labelings of π and col is extended to labelings (q, w) ∈ Q × X * such that col(q, w) = col(q) for every q ∈ Q and w ∈ X * . A tree t ∈ X Σ is accepted by A if there is an accepting run (T, ρ) of A on t. The tree language recognized by A is L(A) = {t ∈ X Σ | t is accepted byA}.
Let X = {x 0 , . . . , x k } for some k ∈ N. A parity-ATA is called nondeterministic parity tree automaton, denoted by parity-NTA, if the transition function is of the following form. For all q ∈ Q and all a ∈ Σ, δ(q, a) has the form
Notice that for every parity-ATA there is an equivalent parity-NTA.
Theorem 1 [18] For every parity-ATA
A over Σ-labeled X -trees there is a parity-NTA N over Σ-labeled X -trees such that L(A) = L(N ).
Remark 1 [10] For every parity-NTA
An alternating pushdown tree automaton (APDTA) P = (Q, Σ, Γ, q in , δ, ) over Σ-labeled X -trees consists of a finite set Q of states with the initial state q in , a labeling alphabet Σ, a stack alphabet Γ with the initial stack symbol ⊥ / ∈ Γ , a transition function δ :
, where ⊥ = Γ ∪ {⊥} and = Σ ∪ { }, and an acceptance component which is either a parity acceptance condition col : Q → [n], for some n ∈ N, (in this case the automaton is denoted by parity-APDTA) or a Muller acceptance condition F ⊆ P(Q) (Muller-APDTA). As for pushdown word automata we assume that the initial stack symbol ⊥ neither can be written to nor be deleted from the stack.
A run of a APDTA P on a Σ-labeled X -tree t ∈ X Σ is a not necessarily full (X * × Q × Γ * ⊥)-labeled N-tree (T, ρ) such that the following conditions hold.
∈ T and ρ( )
A run (T, ρ) is accepting if all its paths satisfy the acceptance condition . That means, that in case of a parity-APDTA, for each infinite path π through T (starting in ), min{Inf(col(ρ(π)))} has to be even, and for Muller-APDTA, Inf(Pr 1 (ρ(π))) ∈ F has to be satisfied. Here ρ(π) is the infinite sequence of labelings of π, the coloring function col is extended to labelings (w, q, γ ) ∈ X * × Q × Γ * ⊥ such that col(w, q, γ ) = col(q) for every w ∈ X * and every configuration (q, γ ) ∈ Q × Γ * ⊥. Notice that Pr 1 projects to the set of states Q, i.e., Pr 1 (w, q, γ ) = q for every w ∈ X * and every configuration (q, γ ) ∈ Q×Γ * ⊥.
A tree t ∈ X Σ is accepted by P if there is an accepting run (T, ρ) of P on t. The tree language recognized by P is L(P) = {t ∈ X Σ | t is accepted byP}.
Let X = {x 0 , . . . , x k } for some k ∈ N. An APDTA P is called nondeterministic pushdown tree automaton (NPDTA) if, for every q ∈ Q and every A ∈ ⊥ , either for all a ∈ Σ there is some
for some n ∈ N. We denote an NPDTA with a parity (Muller) acceptance condition by parity-NPDTA (Muller-NPDTA). Notice, that like for parity-NTA, the nonemptiness problem for parity-NPDTA, which is to decide, given a parity-NPDTA P over Σ-labeled X -trees whether L(P) = ∅, is shown to be decidable.
Theorem 2 [9]
The nonemptiness problem for parity-NPDTA is decidable.
2-Register machines
A 2-register machine (2-RM) comprises two registers, each holding a non-negative integer, and a finite control which can increment or decrement the value of a register, furthermore it can be tested whether the content of a register equals zero. Formally, a 2-
, and I k = HALT. The first component of a pair is called line number and the second one is an instruction.
A configuration of R is a tuple ( , n 0 , n 1 ) where ∈ [k + 1] is a line number and n i ∈ N is the value of register i, for i ∈ {0, 1}. Configuration c in = (0, 0, 0) is the initial configuration. Moreover, we call a configuration c halting configuration if Pr 0 (c) = k, i.e., c contains the last line number k where the corresponding instruction is I k = HALT. We will encode configurations by words over the alphabet {r 0 , r 1 }∪[k+1] such that a configuration ( , n 0 , n 1 ) is encoded by r 1 we write c − R c if for the corresponding configurations ( , n 0 , n 1 ) − R ( , n 0 , n 1 ) holds. The run of R is either a finite sequence ρ = ρ(0) · · · ρ(r ) of configurations such that ρ(0) = c in , ρ(r ) is halting and ρ(n) − R ρ(n + 1) for all n ∈ [r ] or it is an infinite sequence ρ = ρ(0)ρ(1) · · · of configurations such that ρ(0) = c in and ρ(n) − R ρ(n + 1) for all n ∈ N. We say that R halts if the run of R is finite. It is well-known that the halting problem for 2-RM, which is to decide, given a 2-RM R, whether R halts when started on the empty tape, is undecidable.
Distributed systems
Distributed systems are systems composed of several processes which communicate with each other and with the environment via certain communication channels. In this section, we fix our notations for architectures which are used to specify the communication structure of distributed systems. Then, we mention some known results concerning the distributed realizability problem, and finally, we give further definitions needed in the subsequent sections.
Architectures
An architecture A = (P, C, r ) consists of -a finite set of processes P = {p 0 , p 1 , . . . , p n } with n > 0, process p 0 is called environment process, also denoted by p env = p 0 , processes from P sys = {p 1 , . . . , p n } are called system processes, -a finite set of channels C = C p 0 ∪ C p 1 ∪ · · · ∪ C p n with pairwise disjoint sets C p , for p ∈ P, containing the channels process p writes to, called output channels of p, -a function r : C → P assigning for each channel a process which reads it, if r (c) = p, for c ∈ C and p ∈ P, then c is called input channel of process p. We require that the function r satisfies r (c) ∈ P sys , for all c ∈ C \ C p env , i.e., each output channel of a system process is also an input channel of some system process. Moreover, we assume that, for all system processes p ∈ P sys , r −1 ( p) = ∅ and C p = ∅, i.e., each system process has at least one input and one output channel. From a practical point of view, this assumption seems quite natural, because an idle controller is rather redundant. However, in the formal model, controllers without output channels might increase the expressive power of local specifications, without making the architecture undecidable. For a treatment of the more general case see [17] .
An
. We say that an architecture A is connected if the subgraph G A [P sys ] induced by the set of the system processes is weakly connected. We say that an architecture A is cyclic if G A contains at least one nontrivial directed cycle, otherwise A is called acyclic.
Let A = (P, C, r ) be an architecture. For a subset Q ⊆ P sys , let C[Q] be the set of channels restricted to processes from Q ∪ {p env }, i.e.,
and let the function r Q : For a process p ∈ P, we call a channel c ∈ C p hidden if r (c) = p, i.e., channel c is read by process p and not by any other process. The set of all hidden channels of process p ∈ P is denoted by H p = {c ∈ C p | r (c) = p}. We call the output channels C p env of the environment process, external input channels of the system or just external input channels for short. Channels from H p env ⊆ C p env are hidden external input channels. We call the channels from p∈P sys C p \ H p internal communication channels. and channels from p∈P sys H p are called external output channels of the system or external output channels for short. Notice, that for every process p ∈ P sys , channels from H p cannot be read by any other system process.
We say that a process p ∈ P sys is reachable if there is a directed path from p env to p in the induced graph G A . The set of all reachable system processes is denoted by P reach ⊆ P sys . Let p, p ∈ P be two processes with p = p . We say that p sends information to p if there is a channel c ∈ C p such that r (c) = p . We say that p is better informed than p if p ∈ P reach and each directed path from p env to p in G A goes through p.
To illustrate the above definitions, consider the graph G A induced by an architecture A depicted in Fig. 1 
Dashed edges correspond to external input and external output channels where the loop in p env corresponds to hidden external input channels and all other loops to external output channels. Solid edges arise from internal communication channels. All system processes are reachable. Moreover, process p 3 sends information to p 1 and to p 4 , but not to p 2 . Furthermore, process p 6 is better informed than p 7 and p 8 , also p 4 is better informed than p 5 . However, p 3 is incomparably informed with any other system process, i.e., p 3 is not better informed than any other system process, and there is also no other system process which is better informed than p 3 . Now, we define hierarchical architectures. We say that an architecture A = (P, C, r ) with
This means, the environment process p env sends information only to one process p 1 ∈ P sys . Furthermore, there is an linear informedness order on P sys , since each process p i is allowed to send information only to the consecutive process p i+1 , for i ∈ [n], as well as to have external output channels. Moreover, process p n has only external output channels. Hence, for any two system processes p i and p j , if i < j, then p i is better informed than p j . We say that the architecture A is a two-flanked pipeline if
In contrast to pipelines, in a two-flanked pipeline the environment process p env sends information to the first process p 1 and to the last process p n . In this case, we have for 0 < i < j < n, process p i is better informed than process p j . However, for every p ∈ P sys \ {p n }, the informedness of processes p and p n is incomparable, i.e., p is not better informed than p n , as well as p n is not better informed than p.
We extend the two classes of architectures described above by slightly relaxing the requirement concerning the internal communication channels. We allow any system process p i to send information not only to the consecutive process p i+1 , but also to any better informed system process. We say that the architecture A is a pipeline with backward-channels if
Notice, that in contrast to pipelines the last process p n of a pipeline with backward-channels is not constrained to have an external output channel, as it may send information to some better informed process. Finally, we say that A is a two-flanked pipeline with backward-channels if
and it is called forward-channel if r (c) = p j with j = i + 1. We say that an architecture A is hierarchical if A is a pipeline, a two-flanked pipeline, a pipeline with backward-channels, or a two-flanked pipeline with backward-channels. Notice, that our notion of hierarchical architectures slightly differs from the classical one, since in the literature architectures are usually referred to as hierarchical if there is no pair of system processes which is incomparable with respect to the informedness relation. Figure 2 shows four directed graphs G A i induced by example architectures A i for i ∈ [4] , where A 0 is a pipeline, A 1 is a two-flanked pipeline, A 2 is a pipeline with backward-channels and A 3 is a two-flanked pipeline with backward-channels.
A labeling (Σ c ) c∈C for an architecture A = (P, C, r ) assigns to any channel c ∈ C a finite alphabet Σ c containing the symbols which can be sent along c. For every process p ∈ P sys , we define the input alphabet of p as
i.e., we take the Cartesian product over all alphabets of the channels which are read by process p. Accordingly, the output alphabet of a process is the Cartesian product over all alphabets to which the process writes. Hence, for every p ∈ P, the output alphabet of p is defined as
For every system process p ∈ P sys , we define the local alphabet of p as
We consider synchronous systems which intuitively means that the whole system is timed by a shared clock, i.e., the overall system operates in rounds i ∈ N. In each round i, every process p ∈ P produces an output letter α p (i) ∈ Σ p out and writes the appropriate components of α p (i) to the corresponding channels c ∈ C p . The ω-word
obtained from the output sequences α p of all the processes p ∈ P is the global system behavior. Moreover, for every system process p ∈ P sys , the ω-word β p α p with
is the local process behavior of p.
Specifications, strategies
A global system specification is a language L ⊆ (Σ A ) ω consisting of all correct global system behaviors. A local specification for process p ∈ P sys is a language
. . , L p n ) be a list of local specifications for the system processes. Then, the corresponding global system specification is the language L( ) ⊆ (Σ A ) ω such that for every system process p ∈ P sys , we have Pr
For a local specification L p for p, we say that σ p is winning if every local behavior β p α p of p that is consistent with σ p is contained in L p . Since system processes form a coalition against the environment process, particular input sequences can be precluded for some system processes due to the local strategies of the other processes. Hence, we introduce the notion of strategies winning on some input language where the set of possible input words for a system process is restricted. For an input language
Clearly, a strategy σ p for process p is winning, if it is winning on (Σ
A joint strategy for all system processes is a tuple σ sys = (σ p 1 , . . . , σ p n ) where each σ p i is a local strategy for process p i , for 1 ≤ i ≤ n. A global system behavior α A is consistent with σ sys if the corresponding local process behavior of each system process p i ∈ P sys is consistent with σ p i . For a global system specification L, we say that σ sys is winning if every global system behavior which is consistent with σ sys is contained in L.
Realizability
We say that a global system specification L ⊆ (Σ A ) ω is realizable in an architecture A = (P, C, r ) with labeling (Σ c ) c∈C if there is a joint winning strategy for the system processes. The realizability problem is the following.
Given:
Architecture A = (P, C, r ) with labeling (Σ c ) c∈C and global system specifica-
For a class L of global system specifications and an architecture A = (P, C, r ) we say that the realizability problem is decidable for global specifications from L for the architecture A if for every labeling (Σ c ) c∈C of A the realizability problem is decidable for A with (Σ c ) c∈C when the specifications are restricted to L. We will also refer to an architecture A as decidable for L if the realizability problem is decidable for specifications from L for A.
Theorem 3 [5]
The realizability problem for global specifications from REG ω is decidable for an architecture A if and only if there are no two reachable and incomparably informed 1 system processes in A. Basically, this theorem is established by showing that every architecture without a pair of reachable and incomparably informed system processes can be transformed into a pipeline such that a regular global specification is realizable in the pipeline if and only if it is realizable in the original architecture (for decidability of pipelines see also [11, 16] ). On the other hand, if an architecture contains a pair of reachable and incomparably informed system processes, then ideas from [16] are applied where undecidability is shown for the architecture depicted in Fig. 3 using a reduction from the halting problem for Turing machines.
However, in case the global specification is given by a list of local regular specifications, even more architectures turn out to be decidable. A characterization for the class of acyclic architectures is established in [12] .
Theorem 4 [12] The realizability problem for specifications given by a list of local specifications, each from REG ω , is decidable for an acyclic architecture A if and only if each connected subarchitecture of A is a pipeline or a two-flanked pipeline.
For contextfree specifications it is known that in case of nondistributed setting, i.e., for architectures with only one system process and no hidden channels, the realizability problem is decidable for deterministic contextfree specifications.
Theorem 5 [19] For an architecture A = (P, C, r ) with |P sys | = 1 and H p env = ∅, the realizability problem for specifications from DCFL ω is decidable.
However, for nondeterministic contextfree specifications even for nondistributed setting the realizability problem is undecidable (cf. [6] ).
The following definitions will be needed in the subsequent sections to tackle the distributed realizability problem.
Communication trees, communication languages
For two alphabets I , O and a strategy σ :
for w ∈ * I and α ∈ ω I , i.e., σ ( * ) (w) is the output word produced by the strategy σ on the finite prefix w, and σ (ω) (α) is the infinite output word produced by σ on the input ω-word α. For a language L in ⊆ ω I , we say that a strategy σ generates the ω-language
Clearly, L ( * ) (σ) = {w | w < α for some α ∈ L (ω) (σ)} for every strategy σ and any language L in ⊆ ω I . Let the boolean alphabet be denoted by B = {⊥, }. We represent sets of sequences which can be sent along certain channels by the processes in a given architecture, called communication languages, by B-labeled trees, as they are used in [12] , which we call communication trees. For an alphabet Σ, we say that a B-labeled full Σ-tree t is a communication tree over Σ if for every node w ∈ Σ * the following is satisfied:
The set of all communication trees over Σ is denoted by
Product of automata
Finally, we define a product of nondeterministic parity tree automata and nondeterministic parity pushdown tree automata. Let X be a set and Σ an alphabet. For a parity-
where
Clearly, a tree t ∈ X Σ is accepted by A × P if and only if it is accepted by A as well as
Global specifications
In this section we consider the realizability problem for global deterministic contextfree specifications. We show that most architectures are undecidable for this class of global specifications, unlike the regular case this holds even for pipelines. For pipelines with only one system process but with an additional hidden channel from the environment, this has already been shown in [14] . We extend this proof to several other cases. We proceed by a reduction from the Post Correspondence Problem (PCP). For an alphabet Θ, a sequence of pairs
Correspondence Problem is to decide, given an instance I, whether there exists a solution s of I. It is well-known that PCP is undecidable.
Theorem 6
The realizability problem for global specifications from DCFL ω is decidable for an architecture A = (P, C, r ) if and only if one of the following conditions holds
Proof Let (Σ c ) c∈C be a labeling of A and let parity-DPDA P define a global deterministic contextfree specification
since the system processes are not obliged to react to the inputs of the environment process, but just have jointly to produce a word from L(P). Hence, in this case the realizability problem is reduced to the nonemptiness problem for parity-DPDA which is decidable. Moreover, if |P sys | = 1 and H p env = ∅, then the realizability problem is decidable by Theorem 5. Now, assume that C p env = ∅ and |P sys | ≥ 2. Let p, q ∈ P sys be two system processes and let c I ∈ C p env and c O ∈ C q . W.l.o.g., assume that r (c I ) = p. Given an instance
and consider the following global specification L over
Clearly, L is deterministic contextfree. Consider the following parity-DPDA P over Σ A . For an input word α ∈ (Σ A ) ω , the automaton P checks whether Pr 
Now, P has to check whether w coincides with the stack content.
We show that I has a solution if and only if there is a joint winning strategy for the system processes. First, notice that any local strategy σ q : (Σ q in ) * → Σ q out for process q uniquely determines a joint strategy for all the system processes, since for any other system processes p ∈ P sys with p = q, the output alphabet Σ p out is a singleton set. Assume, there is a solution s = i k · · · i 1 of I. Then, the local strategy σ q of process q is just to write the
behavior consistent with this strategy is contained in L, regardless of which letter is written to c I in the first round. Hence, σ q determines a joint winning strategy. On the other hand, since process q is not informed about the letters written to c I , it has to produce a prefix i k · · · i 1 w suitable for both letters from Σ c I , U and V , which can be written to c I by p env in the first round. Hence, if the system processes have a joint winning strategy then process q produces a prefix
Finally, assume that |P sys | = 1 but H p env = ∅. To show undecidability for this case, we use the above specification language. For this, let now P sys = {q}, c I ∈ H p env and c O ∈ C q . Given an instance I of PCP over some alphabet, the labeling (Σ c ) c∈C of A and the specification L are defined exactly as above. Since the information written to c I cannot be read by process q, by the same reasoning as above, an architecture with only one system process and a hidden external input channel is also shown to be undecidable for deterministic contextfree specifications.
Thus, it turns out that the existence of an external input channel which cannot be read by some system process makes an architecture undecidable for global deterministic contextfree specifications. Hence, the only decidable cases (depicted in Fig. 4 ) are architectures without external input channels and single-process architectures without hidden external input channels.
Realizability for deterministic one-counter specifications
Notice that Theorem 6 holds even for specifications from D1CL ω . This can be shown by a reduction from the halting problem for 2-RM. The idea is as follows. Given a 2-RM R, consider the following specification which we describe informally. Process q which writes to channel c O is required to produce an infinite sequence of encodings of configurations c 0 c 1 c 2 · · · where c i ∈ Conf, for i ∈ N, and c 0 = Conf in . Process p env can once claim a violation of the successor relation − R in the subsequent two configurations produced by process q. This is done by writing a letter E 0 , E 1 or L to channel c I which cannot be read by process q. Letter E r indicates that register r is not updated correctly, for r ∈ {0, 1} and an incorrect update of the line number is indicated by letter L. Now, the subsequent two configurations produced by process q can be checked according to the claimed violation by means of a one-counter. A global system behavior α A ∈ (Σ A ) ω is contained in the specification language if process q writes a sequence c 0 c 1 c 2 · · · with c i ∈ Conf, for i ∈ N, and c 0 = Conf in into c O and process p env does not manage to detect a violation of the successor relation − R . Clearly, since process q cannot observe the letters written to c I by p env there is a joint winning strategy for the system processes if and only if R does not halt.
Local specifications
Now, we concentrate on the realizability problem for global specifications given by a list of local specifications, one for each system process. We extend Theorem 4 in two directions. First, we consider architectures where cycles are allowed, and second, the local specifications may also be deterministic contextfree. The complete characterization of decidable architectures will be given in Sect. 6. For this, decidability and undecidability results for several cases are shown in this section. In particular, we point out decidable cases of pipelines with backward-channels and of two-flanked pipelines with backward-channels. Furthermore, basic criteria yielding undecidability are presented.
Decidable cases
In this subsection we consider pipelines with backward-channels and two-flanked pipelines with backward-channels. For both kinds of architectures we will point out decidable cases.
The parameters which we adjust, are the number of processes and, for each system process, the class of the local specification, as well as the presence of backward-channels. In particular, we show that any pipeline with backward-channels, where every process is allowed to have backward-channels and all local specifications are regular except the local specification of the worst informed process which may also be deterministic contextfree, is decidable. For two-flanked pipelines with backward-channels, we show that any two-flanked pipeline with backward-channels consisting of only two system processes with regular local specifications is decidable. Moreover, we show that two-flanked pipelines with backward-channels consisting of more than two system processes where the last process has no backward-channels and all local specifications are restricted to regular ones, are also decidable.
Pipelines with backward-channels
Consider a pipeline with backward-channels A = (P, C, r ) with a labeling (Σ c ) c∈C . We define a partition on the set of channels
Channels from C f and external input channels are forward-channels of A, and the set C b consists of backward-channels and external output-channels of A. Moreover, for every system process p i ∈ P sys , for 1 ≤ i ≤ n, we define the accumulated output alphabet of process p i as
which comprises the output alphabet of process p i and the output alphabets of all worse informed processes. Furthermore, we denote the alphabet which labels the backwardchannels and external output channels of process p i by
Moreover, for every process p i ∈ P, for 0 ≤ i < n, let the alphabet labeling the forwardchannels of process p i be denoted by Σ i , i.e.,
First, we show that for every system process p i ∈ P sys a local strategy of p i needs not to depend on the inputs received via channels from C b but only on inputs received from process p i−1 via forward-channels, i.e., if there is a joint winning strategy for the system processes, then there is also a joint winning strategy such that every local strategy can ignore the inputs received via channels from C b . 
Proof Assume, that there are strategies τ p i :
in ) * , i.e., every local strategy σ p i ignores all the inputs received via channels from C b and reacts exactly like τ p i does on the inputs received via forward-channels from process p i−1 . Obviously, any global system behavior which is consistent with σ sys is also consistent with τ sys and is therefore contained in the global system specification L, since τ sys is winning. Hence, σ sys is also winning for the system processes.
Conversely, assume that there are local strategies
is winning for the system processes. First, notice that for every system process p i and every word u ∈ Σ * i−1 , there is exactly one word v ∈ (Σ ≥i out ) * over the accumulated output alphabet of p i with |v| = |u| such that u v is consistent with (σ p i , . . . , σ p n ). This is shown by induction on |u|. For the induction start, we have u = and the statement holds for v = . So, for the induction step assume u = u a for some u ∈ Σ * i−1 and a ∈ Σ i−1 . Applying the induction hypothesis, there is exactly one word
For every process p j with j ≥ i, let v j denote the output sequence produced by the local strategy σ p j on the appropriate inputs from u v , i.e., (σ p i , . . . , σ p n ), we have
for every p j with j ≥ i. Thus, we have w = v. Now, let the strategies τ p i :
out ) * is the unique word with |v| = |u| such that u v is consistent with (σ p i , . . . , σ p n ). To prove that every global system behavior α A ∈ (Σ A ) ω which is consistent with τ sys is also consistent with σ sys we show by induction that every finite prefix pref k (α A ) of α A is consistent with σ sys . Clearly, pref 0 (α A ) is consistent with σ sys . So, for the induction step, let k > 0. Then, for every system process p i , for 1 ≤ i ≤ n, we have
is consistent with (σ p i , . . . , σ p n ), since pref k−1 (α A ) is consistent with σ sys . Moreover, we have
The first equality holds, since α A is consistent with τ sys and the second one is due to the definition of τ p i . Thus, pref k (α A )) is consistent with every local strategy σ p i , for 1 ≤ i ≤ n, hence, it is consistent with σ sys . This means, that a global system behavior α A which is consistent with τ sys is also consistent with σ sys which implies that τ sys is winning for the system processes.
From now on, we consider global system specifications L( ) which are given by a list = (L p 1 , . . . , L p n ) of local specifications for the system processes p 1 , . . . , p n such that
To prove that it can be decided whether L( ) is realizable in A with (Σ c ) c∈C we will use communication trees.
Notice, that according to Lemma 1 any system process can ignore the inputs it receives via channels from C b to determine the output to be produced next. Furthermore, every better informed system process has enough information to make a decision for any worse informed system process on its outputs. Hence, for 1 ≤ i ≤ n, we define an extended local strategy for process p i by σ ≥i = (σ i , . . . , σ n ) where 
Recall, that communication trees are used to represent communication languages, i.e., sequences which can be sent along certain channels in A. Now, we define a binary operation which combines two communication trees, one for the input sequences a system process can read and one for the output sequences the process can write, to a set of communication trees which now represent strategies for the process. Let Σ and Σ be alphabets. We define the strategy product
such that for t in ∈ T com (Σ) and t out ∈ T com (Σ ), we have t ∈ t in → t out if all of the following conditions are satisfied.
3. For every u v ∈ (Σ × Σ ) * , if t (u v) = then there is some b ∈ Σ such that for all a ∈ Σ with t in (ua) = we have t (ua vb) = and t (ua vc) = ⊥ for c ∈ Σ \ {b}.
Clearly, this definition ensures that for every t ∈ t in → t out , we have for the communication language represented by t
We define the strategy σ(t) : Σ * → Σ represented by t ∈ t in → t out as follows. For u ∈ Σ * , if t in (u) = then let v ∈ (Σ ) * be the unique word with t (u v) = which exists according to the second condition of the definition of the strategy product. Furthermore, let b ∈ Σ be the unique symbol with t (ua vb) = for all a ∈ Σ with t in (ua) = according to the third condition of the definition. Then, we define σ(t)(u) = b. Otherwise, if t in (u) = ⊥ then σ(t) can provide an arbitrary symbol, so define σ(t)(u) = a for some a ∈ Σ . Now, all necessary preparations are completed to prove the decidability of the realizability problem for pipelines with backward-channels A = (P, C, r ) with (Σ c ) c∈C and global system specifications L( ) given by a list = (L p 1 , . . . , L p n ) of local specifications for the system processes p 1 , . . . , p n such that L p i ∈ REG ω , for all 1 ≤ i < n, and L p n ∈ DCFL ω . To do so, we will use extended strategies and communication trees. We will proceed as follows. In the following lemma, we deal with the system processes up to the worst informed process which is then handled separately in the subsequent lemma as its corresponding local specification may also be deterministic contextfree. Finally, the result is established by putting these lemmas together. 
Lemma 2 For any
We show the lemma inductively on i. For the base case, we construct a parity-NTA N 1 over B-labeled Σ ≥1 out -trees which accepts a tree t out ∈ T com (Σ ≥1 out ) if and only if there is a tree t ∈ t in → t out where t in ∈ T com (Σ 0 ) with t in (u) = , for all u ∈ Σ * 0 , such that σ(t) is locally winning on L (ω) (t in ) = Σ ω 0 . For this we define a parity-ATA A 1 which is then translated into N 1 . The idea for the construction is the following. While processing t out , A 1 guesses a tree t ∈ t in → t out and verifies that σ(t) is winning for process p 1 by simulating S 1 on all infinite paths of t labeled by . Formally,
is defined as follows.
-
The second component of a state is used to keep track of the labelings of the guessed tree t.
Notice, that in the definition of the transition function the ⊥ symbol in the second component of a state is omitted, since t in ∈ T com (Σ 0 ) with t in (u) = , for all u ∈ Σ * 0 , and if the guessed tree t is in fact from t in → t out then we have
Hence, if ⊥ is guessed for a node of t then the automaton initiates an accepting branch by sending a copy with state q acc in the appropriate direction of t out where it is no longer needed to keep track of the guessed symbols. The automaton A 1 processes a tree t out as follows. Being in node v ∈ Σ ≥1 out in some state (q, ) it guesses a symbol b ∈ Σ ≥1 out which corresponds to the joint output of all system processes. Furthermore, for every possible input symbol x ∈ Σ 0 , the automaton sends a -copy in direction b while updating state q according to the transition function of S 1 on the symbol (x, b). For all other directions y = b, a ⊥-copy is sent initiating an accepting branch of the run of A 1 . Moreover, if symbol ⊥ is encountered in t out when being in a -copy which means that the output symbol b ∈ Σ ≥1 out should not have been chosen in the previous step according to t out , then t out is rejected. In this way, A 1 guesses a tree t ∈ t in → t out where t in ∈ T com (Σ 0 ) with t in (u) = , for all u ∈ Σ * 0 , and simulates S 1 on every α ∈ L (ω) (t). Thus, if t out is accepted by A 1 then for the tree t guessed by A 1 we have σ(t) is locally winning on Σ ω 0 . Now, for the induction step, let 1 < i < n. Let N i−1 be a parity-NTA over B-labeled Σ ≥i−1 out -trees satisfying the above requirements according to the induction hypothesis. By Remark 1 a parity-NTA
out -trees can be constructed which accepts a tree t if and only if
. We show how a parity-NTA N i over B-labeled Σ ≥i out -trees can be constructed using N i−1 and S i such that N i accepts a tree t out ∈ T com (Σ ≥i out ) if and only if there exists a tree t in ∈ T com (Σ i−1 ) and a tree t ∈ t in → t out such that t ∈ L(N i−1 ) and σ(t) is locally winning on L (ω) (t in ). Again, we define parity-NTA N i by first constructing an alternating tree automaton, this time a Muller-ATA A i , over B-labeled Σ ≥i outtrees which is then translated into N i . The idea here is to guess both trees t in ∈ T com (Σ i−1 ) and t ∈ t in → t out and to verify that t ∈ L(N i−1 ) as well as that σ(t) is locally winning on L (ω) (t in ) by simulating N i−1 on t and simulating S i on every α ∈ L (ω) (t in ). Formally,
even and min{col
Due to this construction, in each step A i guesses a symbol b ∈ Σ ≥i out corresponding to the joint output of all system processes p j , for i ≤ j ≤ n, as well as a set ∅ = X ⊆ Σ i−1 of possible inputs which can be received via the forward-channels from process p i−1 . For every symbol (x, b) ∈ Σ i−1 × Σ ≥i out with x ∈ X , a -copy is sent in direction b, otherwise a ⊥-copy is sent. Similar to the base case, if symbol ⊥ is encountered in t out when being in a -copy which means that the output symbol b ∈ Σ ≥i out should not have been chosen in the previous step according to t out , then t out is rejected. By doing so, trees t in ∈ T com (Σ i−1 ) and t ∈ t in → t out are guessed by A i . Moreover, A i simulates N i−1 on t and it simulates S i on every α ∈ L (ω) (t). Thus, A i accepts a tree t out if and only if for the trees t in ∈ T com (Σ i−1 ) and t ∈ t in → t out guessed by A i we have t ∈ L(N i−1 ) and σ(t) is locally winning on L (ω) (t in ). Using the induction hypothesis, one verifies that the parity-NTA N i equivalent to A i fulfills all conditions of the lemma. Now, we tackle the worst informed process of a pipeline with backward-channels. Recall, that we consider system specifications given by a list of local specifications which are regular for system processes p 1 , . . . , p n−1 and deterministic contextfree for the worst informed process p n .
Lemma 3 There is a parity-NPDTA
N n over B-labeled Σ n−1 × Σ p n
out -trees which accepts a tree t if and only if there exist
-a tree t in ∈ T com (Σ n−1 ) and -a tree t out ∈ T com (Σ p n out ) such that t ∈ t in → t out and σ(t) is locally winning on L (ω) (t in ).
S n ) be a parity-DPDA recognizing the local specification for process p n , i.e., L(S n ) = L p n . We construct a parity-NPDTA N n satisfying the requirements of the lemma using the following idea. Given a B-labeled Σ n−1 × Σ p n out -tree t, the pushdown tree automaton N n guesses a strategy σ :
and checks whether σ = σ(t), i.e., whether the guessed strategy corresponds to the strategy represented by t. For this, define
↓ (x,y) , (q, γ ) (X,b,x,y) where
According to this definition, in each step when being in a node labeled by , N n chooses an output symbol b ∈ Σ p n out and guesses a nonempty set of possible inputs X ⊆ Σ n−1 which process p n may receive in the next step. For every x ∈ X , a -copy is sent in direction  (x, b) , since exactly those successors should be labeled by . Otherwise, a ⊥-copy is sent signalizing that a node should be labeled by ⊥. On the other hand, when being in a node labeled by , N n sends a ⊥-copy to all successors, as they have to be labeled by ⊥. The automaton N n checks whether the output symbols as well as the sets of input symbols are guessed correctly. Moreover, N n simulates S n on all paths labeled by . Now, by combining Lemmas 2 and 3 we show that the realizability problem for pipelines with backward-channels is decidable for system specifications given by a list of local specifications where the local specification of the worst informed process is deterministic contextfree and all other local specifications are regular. 
Theorem 7 Let A = (P, C, r ) be a pipeline with backward-channels with a labeling (Σ c
As nonemptiness for parity-NPDTA is decidable by Theorem 2, the theorem follows.
Assume that there is a tree
, and by Lemma 2 there are a tree s in ∈ T com (Σ n−2 ), a tree s ∈ s in → s out and strategies σ p j :
out be defined by
for u ∈ Σ * n−2 . Furthermore, since t ∈ L(N n ), by Lemma 3 there are trees t in ∈ T com (Σ n−1 ) and t out ∈ T com (Σ p n out ) such that t ∈ t in → t out and σ(t) is locally winning on L (ω) (t in ). Moreover, notice that by definition of the strategy product we have
, the language generated by winning for the system processes p 1 , . . . , p n . Notice that by Lemma 1, the strategies
is not locally winning on L (ω) (t in ), for all t ∈ t in → t out , i.e., the local specification L p n is not satisfiable. Otherwise, for every t ∈ L(N n ) we have t / ∈ L(N n−1 ) which yields that processes p 1 , . . . , p n−1 cannot generate any language L ⊆ Pr Σ n−1 L (ω) (t) over Σ ω 0 .
Two-flanked pipelines with backward-channels
Now, we consider two-flanked pipelines with backward-channels. Moreover, we consider only regular local specifications. We will prove decidability for the following two cases.
First, we will show that a pipeline with backward-channels is decidable, if there are no backward-channels from the last process. Then, we deal with the special case of two-flanked pipelines with backward-channels comprising just two system processes where we however allow backward-channels from the last process. So, first let A = (P, C, r ) be a two-flanked pipeline with backward-channels such that there are no backward-channels from the last process p n , i.e., r (C p n ) = {p n }. Furthermore, let (Σ c ) c∈C be a labeling of A and = (L p 1 , . . . , L p n ) be a list of local specifications for the system processes p 1 , . . . , p n with L p i ∈ REG ω , for all 1 ≤ i ≤ n.
Notice, that in this case, for all 0 < i < j < n, process p i is better informed than process p j , however, process p n is incomparably informed with any other system process. This means, that for all 0 < i ≤ j < n, process p i can determine the decisions of process p j , however not the decisions of process p n . We exploit the fact that there is a linear informedness order on P sys \ {p n } which allows us to use the ideas and constructions developed above for pipelines with backward-channels also for this case. For this, we adapt the definitions used for pipelines with backward-channels. The partition of the set of channels C = C f ∪ C b ∪ C env is defined exactly as before. For every system process p i ∈ P sys \ {p n } we redefine the accumulated output alphabet Σ ≥i out of process p i which comprises the output alphabets of all worse informed processes as
i.e., we exclude the output alphabet of the last process p n . The alphabets Σ b, p i out , for 1 ≤ i ≤ n, and Σ i , for 0 < i < n are defined as before. However, we have to account for the external input channels via which now information is sent to the first process p 1 and to the last process p n . Hence, we define As for pipelines with backward-channels, also for this architecture, one can show that a local strategy of a system process p i ∈ P sys \ {p n } needs not to depend on the inputs received via channels from C b but only on those inputs received from process p i−1 . Thus, Lemma 1 is reformulated as follows.
Lemma 4 Let L be a global system specification. There are local strategies σ
out for the system processes, for 1 ≤ i ≤ n, such that the joint strategy σ sys = (σ p 1 , . . . , σ p n ) is winning if and only if there are strategies τ p i :
So, analogously to the case of pipelines with backward-channels, we can define extended local strategies. For 1 ≤ i ≤ n − 1, an extended local strategy for process p i is now defined as σ ≥i = (σ i , . . . , σ n−1 ) where 
Clearly, with the new definitions of accumulated output alphabets and extended local strategies Lemma 2 holds for this case just as before. Now, in contrast to pipelines with backward-channels which we treated previously, in this case the last process p n has additionally some input channels from the environment, however we consider only regular local specifications also for this process. So, Lemma 3 has to be reformulated as follows.
Lemma 5 There is a parity-NTA N n over B-labeled Σ n−1 -trees which accepts a tree t ∈ T com (Σ n−1 ) if and only if there is a local strategy for process p n which is locally winning on {α ∈ (Σ
S n ) be a parity-DFA recognizing the local specification for process p n , i.e., L(S n ) = L p n . The idea is to construct a parity-ATA A n which guesses a strategy for process p n when running on a tree t ∈ T com (Σ n−1 ), and verifies that this strategy is locally winning on {α ∈ (Σ
} by simulating S n on all infinite paths of t labeled by . Formally, the parity-
A n ) is defined as follows.
By this construction, in each step when being in a node labeled by , A n chooses an output symbol b ∈ Σ p n out and for every input symbol (x, y) ∈ Σ n−1 ×Σ 0n a copy is sent in direction x leading to the appropriate state according to the transition function δ S n . On the other hand when being in a node labeled by ⊥, the accepting state q acc is sent. Clearly, in this way, the automaton guesses a strategy for process p n and by simulating S n on all infinite paths labeled by it checks whether the guessed strategy is winning on {α ∈ (Σ
Moreover, A n can be translated into an equivalent parity-NTA N n .
Along the lines of Theorem 7, now Lemmas 2 and 5 are combined to show the decidability of the realizability problem for two-flanked pipelines with backward-channels with the restriction on the last process which is not admitted to have backward-channels for specifications given by a list of regular local specifications. Now we consider two-flanked pipelines with backward-channels where also backwardchannels from the last process are allowed, but the number of system processes is restricted to two. To show that the realizability problem for such architectures is decidable for specifications given by a pair of regular local specifications, we will again use alternating parity tree automata which guess local strategies, each for the respective system process. The difficulty here lies in the treatment of internal communication channels which are at the same time output channels (for one process) and input channels (for the other process). The idea is to extend communication trees to be able to represent a joint output language produced on the internal communication channels by the system processes.
Theorem 8 Let
For two alphabets Σ 0 and Σ 1 , we say that a
We denote the set of all extended communication trees over
We will use extended communication trees over the alphabet Σ 1 ×Σ 2 to represent the joint output language produced on the internal communication channels by the system processes p 1 and p 2 , where Σ i is the alphabet containing the symbols which can be sent along the internal communication channels from process p i to the other system process, for i ∈ {1, 2}. Notice, that with regard to the strategies for the system processes even more information can be deduced from an extended communication tree than the joint language represented by the tree. If a node u v ∈ (Σ 1 × Σ 2 ) * is labeled by ( , ⊥), then it means that process p 1 may answer the prefix pref |v|−1 (v) by u, but process p 2 may not answer the prefix pref |u|−1 (u) by v and the other way around for the labeling (⊥, ). This assertion is, of course, different from saying that u v will not occur or should not be produced. Proof For i ∈ {1, 2}, let Γ i denote the alphabet containing the symbols which process p i can receive via external input channels from the environment. Moreover, let Σ i denote the alphabet containing the symbols which can be sent along the internal communication channels of process p i and let alphabet Δ i contain the symbols which can be sent via external output channels of process p i , i.e., for i ∈ {1, 2}, Figure 5 depicts the induced graph G A of A where the edges are labeled by the corresponding alphabets. Furthermore, let
Theorem 9 Let
The idea is to construct two parity-ATA A 1 and
, A 1 guesses a strategy for process p 1 and A 2 for process p 2 , respectively. Furthermore, A 1 verifies that the guessed strategy is locally winning on {α ∈ (Σ
)} by simulating S 1 on all infinite paths of t labeled by ( , ). Accordingly, A 2 verifies that its guessed strategy is locally winning on {α ∈ (Σ
By the above construction, when running on a tree t, in each step, A 1 guesses an output symbol (a, b) ∈ Σ 1 × Δ 1 and sends, for any possible input signal (x, y) ∈ Γ 1 × Σ 2 , a copy into direction (a, y). If a labeling (⊥, ζ ) , for some ζ ∈ B, is encountered when being in a state q ∈ Q S 1 which means, that the component a ∈ Σ 1 of the output should not have been chosen in previous step according to t, then A 1 rejects t by proceeding into the rejecting state q rej . On the other hand, if the labeling ( , ⊥) is encountered when being in a state q ∈ Q S 1 which means, that the input y ∈ Σ 2 will not occur in this situation according to t, then A 1 goes into the accepting state q acc . By doing so, A 1 guesses a local strategy for p 1 on all inputs from Γ 1 and those inputs from Σ 2 which may occur according to t. Moreover, A 1 simulates S 1 on all paths consistent with this strategy. Analogously, A 2 guesses an output symbol (a, b) ∈ Σ 2 × Δ 2 in each step and sends, for any possible input signal (x, y) ∈ Γ 2 × Σ 1 , a copy into direction (y, a). If a labeling (ζ, ⊥), for some ζ ∈ B, is encountered when being in a state q ∈ Q S 2 which means, that output a ∈ Σ 2 should not have been chosen in the previous step according to t, then t is rejected. If (⊥, ) is encountered which means, that the input y ∈ Σ 1 will not occur in this situation according to t, then A 2 proceeds to q acc . This way, A 2 guesses a local strategy for p 2 on all inputs from Γ 2 and those inputs from Σ 1 which may occur according to t. Furthermore, now S 2 is simulated on all paths consistent with this strategy.
N ) then the accepting run of A 1 on t yields a local winning strategy for process p 1 on all inputs coming from the environment and those inputs from p 2 which may occur according to t. Furthermore, the accepting run of A 2 on t yields a local winning strategy for process p 2 on all inputs from the environment and inputs from p 1 which may occur according to t. On the other hand, for a joint winning strategy σ sys = (σ 1 , σ 2 ) for the system processes p 1 and p 2 , we can define a (B × B)-labeled (Σ 1 × Σ 2 )-tree t such that t ∈ L(N ) as follows. For any node u v ∈ (Σ 1 × Σ 2 ) * , define its labeling by Pr Σ 1 (t (u v)) = if and only if there exist w ∈ Γ * 1 and x ∈ Δ * 1 such that -|u| = |w| = |x| and -w v u x is consistent with σ 1 , and Pr Σ 2 (t (u v)) = if and only if there are w ∈ Γ * 2 and x ∈ Δ * 2 such that -|v| = |w| = |x| and -w u v x is consistent with σ 2 .
Hence, we have L(N ) = ∅ if and only if there is a joint winning strategy for the system processes p 1 and p 2 . As nonemptiness for parity-NTA is decidable, the theorem follows.
Undecidable cases
In this subsection we will point out undecidable cases of architectures for system specifications given by a list of local specifications. Recall, that in the previous subsection the realizability problem for pipelines with backward-channels and specifications given by a list of local specifications is shown to be decidable if the local specification of the worst informed process is deterministic contextfree and all other local specifications are regular (see Theorem 7) . The first question we investigate here is how a relaxation of these restrictions effects the decidability. So, first we consider architectures with specifications given by a list of local specifications which are now allowed to contain at least two deterministic contextfree local specifications. Then, we consider architectures which again have just one deterministic contextfree local specification, however, now the corresponding system process is not the worst informed one. We show both cases to be undecidable even for deterministic one-counter specifications. Finally, we deal with two further special cases of architectures which are undecidable even if all local specifications are regular.
First, consider architectures with specifications given by a list of local specifications with at least two deterministic contextfree local specifications. We show that the undecidability holds even for two deterministic one-counter local specifications. 
Theorem 10 Let
This means, that a local process behavior of a system process p m is contained in L m if and only if the symbols sent to the output channels by process p m and those process p m receives via internal communication channels are identical in each step. Now, consider the following deterministic one-counter automata P 0 and P 1 . Let parity-
We define the parity-D1CA
analogously as P 0 by swapping the registers. Hence,
For r ∈ {0, 1}, the automaton P r works a follows. While reading a sequence of line numbers α ∈ [k + 1] ω it simulates register r of R using its stack. For this, being in some state q x , for x ∈ [k +1], which means that the automaton expects line number x for the next input symbol, if P r reads a symbol y = x then it proceeds to the rejecting state q rej . Otherwise, P r performs a push-, pop-or a skip-transition while updating its state according to instruction I x . If I x concerns the other register 1 − r then the stack remains untouched, since it holds the value of register r which is not modified. Moreover, if register 1 − r is required to be incremented or decremented then the next line number is certain and the state is updated to q x+1 . On the other hand, if I x is a goto-instruction then P r proceeds to the special state q ? which means that the next line number is not known as the value of register 1 − r is unknown, hence, no line number can be expected for the next input symbol. Otherwise, if I x concerns register r then P r proceeds according to I x and the current stack content. A sequence of line numbers is accepted if line number k is read from state
. Clearly, in order to satisfy the specification L( ) any joint winning strategy for the system processes has to ensure that the sequences written to the output channels of the processes are all identical, since A is connected and the local behavior of each process p m has to satisfy L m . Furthermore, this unique sequence produced by the joint strategy has to be contained in L(P 0 ) ∩ L(P 1 ), i.e., it has to correspond to the sequence of the line numbers of the run of R reaching the halting configuration. Thus, there is a joint winning strategy for the system processes if and only if R halts. Now, we consider architectures and specifications given by a list of local specifications with just one deterministic contextfree local specification. For this case, the following theorem gives a condition which yields undecidability. Proof We proceed by a reduction from the halting problem for 2-RM. For this, let R = (0 : I 0 ), . . . , (k − 1 : I k−1 ), (k : HALT) be a 2-RM. The idea is to require that p i and p j simultaneously produce identical sequences of encodings of configurations of R starting with the initial configuration Conf in . Furthermore, for every pair of consecutive encodings of configurations produced by the processes the environment should be able to trigger process p i which is reachable and has a deterministic one-counter specification to check whether the successor relation − R is violated by indicating the claimed violation by one of the letters E 0 , E 1 or L. Since p j is not better informed than p i this information can be hidden from process p j . Obviously, the system processes have a joint winning strategy if and only if processes p i and p j manage to produce a sequence encoding the infinite run of R which exists if and only if R does not halt.
Theorem 11 Let
To be more formal, let processes p x 0 , . . . , p x m be such that p x e = p x e , for all e, e ∈ [m + 1] with e = e , p x 0 = p i , p x m = p j , and for all e ∈ [m], p x e sends information to p x e+1 or vice versa. Clearly, such processes exist, since p i and p j are connected. Furthermore, for e ∈ [m], let c x e ∈ C be such that either c x e ∈ C p xe and r (c x e ) = p x e+1 or c x e ∈ C p x e+1 and r (c x e ) = p x e , and let C x = {c x e | e ∈ [m]}. Moreover, due to the fact that p i is reachable, there is a directed path from p env to p i , i.e., there are processes p y 0 , . . . , p y l such that p y e = p y e , for all e, e ∈ [l + 1] with e = e , p y 0 = p env , p y l = p i , and for all e ∈ [l], p y e sends information to p y e+1 . Furthermore, for e ∈ [l], let c y e ∈ C be such that c y e ∈ C p ye and r (c y e ) = p y e+1 , and let C y = {c y e | e ∈ [l]}. First, assume that C x ∩ C y = ∅.
We define the labeling for A by Σ c = {N , E 0 , E 1 , L} = Σ y , for all c ∈ C y , and
. Now, we define the local specifications as follows. Analogously, as in the proof of Theorem 10, for every process p ∈ {p x 1 , . . . , p x m }, let the local specification L p contain exactly the words α ∈ (Σ p ) ω satisfying the following
Moreover, for every process p ∈ {p y 1 , . . . ,
i.e., a local behavior of a process p y r , for r ∈ {1, . . . , l − 1}, is contained in L p yr if in each step the input symbols received via c y r−1 in the previous step are just forwarded to the output channels c y r , whereas in the first step where no input is read yet process p y r sends letter N . 
Now, consider the following language
The first condition requires that the Σ x -component of a word in L R starts by exactly as many symbols as there are processes on the directed path leading from the environment to process p i , followed by an infinite sequence of encodings of configurations of R which are separated by symbol , where the first encoded configuration is the initial configuration. The second condition requires that immediately after the first occurrence of a letter X = N in the Σ y -component for the following two encodings of configurations in the Σ x -component the line number is updated correctly if X = L or register r is updated correctly according to R if X = E r , for r ∈ {0, 1}. Clearly, one can define a parity one-counter recognizing
Using the language L R , we define the local specification of process p i . Let L p i contain exactly those words α ∈ (Σ p i ) ω satisfying the following conditions for all
It remains to define the local specifications of all other system processes p ∈ P sys \ {p y 1 , . . . , p y l , p x 1 , . . . , p x m } which we define as L p = (Σ p ) ω . Now, suppose R does not halt. Then, consider the following joint strategy σ sys . Processes p x 0 , . . . , p x m simultaneously send the sequence l c 0 c 1 c 2 · · · where c e ∈ Conf and c e − R c e+1 , for all e ∈ N, and c 0 = Conf in , which corresponds to the encoding of the infinite run of R, to the appropriate output channels. Processes p y 1 , . . . , p y l−1 transmit the input sequence coming via c y 0 from the environment to process p i . Obviously, by doing so, all local specifications of the system processes are fulfilled regardless of which sequence is produced by the environment, as the sequence produced by the processes p x 0 , . . . , p x m never violates the successor relation. Hence, σ sys is a joint winning strategy for the system processes.
On the other hand, if R halts, then any joint strategy for the system processes can be spoiled by the environment, since any sequence of encodings of configurations produced by processes p x 0 , . . . , p x m which starts with Conf in eventually has to violate the successor relation − R as the halting configuration has no successor configuration. This violation can be claimed by the environment by sending an appropriate letter L , E 0 or E 1 , however, since process p j is not informed about the claim of the environment, it cannot react on this letter which implies that also none of the processes p x 0 , . . . , p x m can. Thus, there is a joint winning strategy for the system processes if and only if R does not halt.
Finally, notice that to account for the case where C x ∩ C y = ∅ the proof can be adapted by extending the alphabets for the channels from C x ∩ C y such that the inputs produced by We conclude this subsection by pointing out two particular patterns such that the occurrence of at least one of these patterns in an architecture yields undecidability for this architecture even if all local specifications for the system processes are regular. Notice, that for architectures A 0 , A 1 and A 2 depicted in Fig. 6 the realizability problem is shown to be undecidable for specifications given by a list of regular local specifications in [12] by adapting the reduction from the halting problem for deterministic Turing machines presented in [16] . Moreover, in [5] the idea of encryption is used where the environment is provided with the possibility to send encryption functions such that certain processes are requested to encrypt their output sequences according to the received encryption function. By doing so, those sequences become incomprehensible to processes which are not informed about the corresponding encryption function. By combining these ideas one can easily show that each of the architectures A 0 , A 1 and A 2 depicted in Fig. 6 remains undecidable even if they are modified by replacing some external output channels by any internal communication channels.
The first pattern which yields undecidability of an architecture is the occurrence of some reachable process which sends information to two further not better informed processes. Clearly, if such a pattern is present in an architecture then undecidability directly follows from the undecidability of a corresponding modified version of A 0 . 
Theorem 12 Let
A = (P, C,
Characterization
Using the results shown in the previous section we now derive our main result, a characterization of decidable architectures with specifications given by a list of regular and deterministic contextfree local specifications. First notice, that for any architecture A, if the global specification is given by a list of local specifications, then the realizability problem is decidable if and only if it is decidable for every connected subarchitecture of A. Hence, for unconnected architectures, the individual connected subarchitectures can be treated separately. For this reason, it suffices to consider connected architectures only. The characterization is formulated in the following theorem. and L p ∈ DCFL ω for some unreachable system process p ∈ P sys \ P reach , and L p ∈ REG ω , for all p ∈ P sys \ {p}.
Theorem 14 Let
Proof If the first condition is fulfilled, i.e., A is a pipeline with backward-channels and the local specification of the worst informed system process is deterministic contextfree, and all other system processes have regular local specifications, then, clearly, A is decidable by Theorem 7.
For the second condition, first consider the case where there are no unreachable system processes, i.e., P sys = P reach . Then, all local specifications are regular and decidability directly follows by Theorems 7, 8 and 9, since in this case A is either a pipeline with backward-channels or it is a two-flanked pipeline with backward-channels such that either there are no backward-channels from the last process or it contains only two system processes. Now, assume that A also contains unreachable system processes. Let the unreachable process p ∈ P sys \ P reach be the only process having a deterministic contextfree local specification L p ∈ DCFL ω . Moreover, let denote the joint alphabet of the output channels of all unreachable processes. Furthermore, for any unreachable process p ∈ P sys \ P reach , define the language
Clearly, L U ∈ DCFL ω , since L p is deterministic contextfree and all other L p are regular, for p = p. Now, we show for the case where P sys \ P reach = ∅ that A is decidable if the second condition of the theorem is satisfied. A generic architecture for this case is sketched in Fig. 7 . Now, consider any connected subarchitecture
i.e., C U →S contains all channels via which information is sent from some unreachable process to a process from S in A. The idea is to extend the subarchitecture A [S] for being able to simulate channels from C U →S . Therefor, we reroute the channels from C U →S such that the respective recipients remain unchanged, however, now particular processes from S are writing to those channels instead of the original unreachable processes. Then, if a joint winning strategy exists for the system processes of the new architecture which produces output sequences along the new channels such that they don't depend on the inputs coming from the environment, clearly, this could also be accomplished by the respective original unreachable processes in A along the corresponding original channels in C U →S .
We first consider the case where 
Thus, B S evolves from A [S] by adding two copies C 0 and C 1 of channels C U →S to the last but one process s m−1 of the two-flanked pipeline. Via channels from C 0 process s m−1 sends information to the respective recipients of the corresponding channels from C U →S , whereas channels from C 1 are all read by process s m . Furthermore, let the labeling ( Σ c ) c∈C B be defined by Σ c = Σ c , for c ∈ C B \ (C 0 ∪ C 1 ), and for i ∈ {0, 1}, let Σ c (i) = Σ c for every c (i) ∈ C i where c is the corresponding channel in C U →S , i.e., the alphabets assigned to the channels from C 0 and C 1 are exactly the same as for the original channels from C U →S . To be able to distinguish between this two copies of channels C 0 and C 1 we denote the corresponding joint alphabets by 
Hence, for process s m−1 we additionally require that the sequences produced on channels from C 0 coincide with the corresponding sequences sent along the channels from C 1 .
Notice that the architecture B S is a pipeline with backward-channels which has no backward-channels from the last process, i.e., 
Now, we construct an alternating finite automaton C S over Σ C 1 which accepts a word ν ∈ ( Σ C 1 ) ω if and only if there is a tree t
, there is a joint winning strategy for the system processes such that process s m−1 produces the sequence ν along the channels from C 1 (and consequently also along the channels from C 0 due to L s m−1 ) for any external input sequence produced by the environment. The idea for the construction is the following. While processing a word ν ∈ ( Σ C 1 ) ω the automaton successively guesses a tree t ∈ T com ( Σ m−1 ) which satisfies Pr Σ C 1 (L (ω) (t)) = {ν}. Moreover, the automaton verifies that t is accepted by N by furthermore guessing an accepting run of N on t. Formally, define the parity-AFA C S = (Q C , Σ C 1 , δ C , q C in , col C ) as follows. where
Clearly, if L(C S ) = ∅ then there is a strategy σ sys for the system processes P sys such that any global system behavior α A ∈ (Σ A ) ω consistent with σ sys fulfills all local specifications of the processes in S. For this, let ν ∈ L(C S ). Then, there is a tree t ∈ L(N ) such that Pr Σ C 1 (L (ω) (t)) = {ν} which means that there is a joint winning strategy ( σ s 1 , . . . , σ s m ) for the system processes in B S such that the language generated by , r S ) be a pipeline with backwardchannels. This case can be reduced to the previous case of two-flanked pipelines with backward-channels which have no backward-channels from the last process. For this, we first augment A [S] by an auxiliary process s m+1 , since the last process s m of A [S] may have backward-channels. By doing so, we obtain a two-flanked pipelines with backward-channels which have no backward-channels from the last process which is the now process s m+1 . Then, this architecture is handled exactly as above. Thus, in this case, B S is obtained from A [S] by appending a copy
of channels from C U →S to the subarchitecture. Now, each process take the role of the unreachable process sending information to the other process, i.e., channels from C U →S which are read by process s 1 are simulated by process s 2 by sends information via C 2 and, vice versa, channels from C U →S which are read by process s 2 are simulated by process s 1 by sends information via C 1 . We define the labeling ( Σ c ) c∈C B as above. Moreover, the local specifications are adapted accordingly, L s i = {α ∈ ( Σ s i ) ω | Pr Σ s i (α) ∈ L s i }, for i ∈ {1, 2}. Notice that since B S is a two-flanked pipeline containing only two system processes and as both local specifications L s i , for i ∈ {1, 2}, are regular, the realizability problem can be solved by Theorem 9. So, let now N be a parity-NTA over (B × B)-labeled ( Σ 1 × Σ 2 )-trees as in Theorem 9 where
Σ c , for i ∈ {1, 2}.
Analogously, as for two-flanked pipelines with backward-channels with no backwardchannels from the last process, one can construct a parity-AFA C S which now accepts a word ν ∈ ( Σ C 0 ) ω if and only if there is a tree t ∈ T ext com ( Σ 1 × Σ 2 ) such that Pr Σ C 0 (L (ω) (t)) = {ν} and t ∈ L(N ). Formally, parity-AFA C S = (Q C , Σ C 1 , δ C , q C in , col C ) is defined as follows.
- where q (φ,a) = ζ ∈B×B,
Clearly, if ν ∈ L(C S ) then there is a joint winning strategy ( σ s 1 , σ s 2 ) for processes s 1 and s 2 such that any global system behavior of B S which is consistent with this strategy fulfills both local specifications L s 1 and L s 2 . Furthermore, since the sequence ν produced along the channels from C 0 = C 1 ∪ C 2 by this strategy is completely independent of the external input produced by the environment, we can define a joint strategy σ sys such that any global system behavior of A which is consistent with σ sys fulfills L s 1 and L s 2 . For this, define σ s i = σ s i • Pr Σ s i out , for i ∈ {1, 2}, and for the unreachable processes p sending information to s 1 or s 2 , the corresponding strategies σ p are required to produce a sequence α p ∈ (Σ p out ) which satisfies Pr Σ c (α p ) = Pr Σ c (ν) for every c ∈ C p ∩ C U →S .
Finally, for any connected subarchitecture A [S] with S ⊆ P reach (which is either a pipeline with backward-channels, or a two-flanked pipeline with backward-channels which has no backward-channels from the last process or contains just two system processes), let
where Σ U →S = c∈C U →S Σ c . Clearly, there is a joint winning strategy σ sys for the system processes in A if and only if
which can be decided, since L is deterministic contextfree. For the other direction, notice that, if both conditions of the theorem are not fulfilled, then either there are at least two system processes p = p with deterministic contextfree local specifications L p , L p , or P sys contains a reachable process p with a deterministic contextfree local specification L p and also some not better informed process p = p, or there are three reachable distinct system processes p, p and p such that p and p are incomparably informed and either p sends information to both, p and p , or there are directed paths from p to p as well as from p to p. Hence, in this case, undecidability of A follows by Theorems 10, 11, 12 and 13.
Conclusion
To conclude our exposition, we discuss some further issues that arise in the context of our results.
Firstly, we like to comment on the fact that for pipelines and two-flanked pipelines without backward-channels from the last process) there is also a different solution of the realizability problem that proceeds via elimination of backward-channels from less informed to better informed processes, called feedback-channels in the following. For global specifications, such channels can be removed very easily by turning them into external output channels. For local specifications however, removing feedback-channels is more involved. In [17] a method has been described that removes feedback-channels and also works for local specifications. For the technical details and a discussion of the relative merits of the two different solutions, see [17] .
Secondly, for the decidable cases, let us mention the computational complexity of the realizability problem. For pipelines with global regular specifications the complexity was shown to be nonelementary in the number of processes [14] . Now, for pipelines we can stimulate an arbitrary global regular specification by a collection of local regular specifications using feedback-channels which can then be removed again [17] , see also [13] . Therefore, for local regular specifications we also have a lower bound for the complexity that is nonelementary in the number of processes, even for pipelines without any backward-channels. Since all the other decidable cases are even more complex, no better upper bound for the complexity can be obtained for any of them. On the other hand, using the known complexity bounds for the automata-theoretic constructions that are involved, we get that all cases can be solved in time that is nonelementary in the number of processes.
Finally, we return to the task of actually constructing controllers, once we have detected that the specification is realizable in the given architecture. Notice that the tree automata constructed in our decidability proofs do not operate on strategy trees but on communication trees. Therefore, the constructive emptiness test for these automata does not yield an implementation of a corresponding winning strategy. Nevertheless, in [17] it has been demonstrated how implementations of winning strategies can be obtained from our automata-theoretic solutions of the realizability problem. This yields that for the regular cases, finite state machines are sufficient, while for the deterministic contextfree cases, pushdown machines are needed.
